CSE 2441 Term Project: TRISC Design and Realization

Rolando Rosales

University of Texas at Arlington CSE 2441: Digital Logic Design Dr. Bill D. Carroll

May 2, 2022

Table of Contents

Table of Figures

Index of Tables

Introduction

Overview

The Tiny Reduced Instruction Set Computer is a simple 4-bit Processor that features an Arithmetic Logic Unit (ALU), Control Unit (CU), Accumulator (ACC), Program Counter (PC), and Random Access Memory (RAM) that can perform very basic operations between two four bit numbers (Figure 1). These operations include loading the accumulator (LDA), storing into the accumulator (STA), adding numbers using the ALU and storing them into the accumulator (ADD), incrementing the accumulator (INC), clearing the accumulator (CLR), and jumping (JMP) (Table 2).

This TRISC realization was created using *Intel Quartus Prime Software* with the Verilog HDL, and tested on a *Terasic DE10-Lite* FPGA using its various switches and keys. In order to test if all of the TRISC instructions were implemented correctly, a program to test all of the functions was loaded into the TRISC's RAM using the *DE-10's* switches and keys in order to execute a specific sequence of operations (Table 3) in hopes of receiving the required output sequence as specified by the project addendum (Table 4), displayed on the *DE10-Lite's* HEX display. The control signals from the CU were also displayed on the red and green LED's on the *DE10-Lite*.

Status

The TRISC realization in this report is fully operational and can perform all of the necessary operations required, as the program used to test the TRISC realization outputs the correct output sequence as specified in the project addendum (see Test Results). It implements all the necessary components and operations as outlined in the overview.

System-level Description and Diagrams

Figure 1: TRISC Design Overview

Table 1: Control Signal Definitions (Active High)

Signal	Definition
C ₀	Clear PC
C ₁	Load PC
C ₂	<i>Increment</i> PC
C ₃	<i>Select</i> MAR source (0: PC, 1: MDO)
C4	<i>Execute</i> RAM RW cycle
C ₅	<i>Enable</i> RAM W cycle
C7	Load IR
C8	Clear ACC
C9	<i>Increment</i> ACC
C10	Select ACC source (0: ALU, 1: MDO)
C11	Load ACC
${C12, C13}$	ALU function code (00: ADD, 10: SUB, 01: AND, 11: XOR)
C14	Load BR

Instruction	Function	Register Transfer	OP Code
LDA	Load ACC	$ACC \leftarrow (MDR)$	0000
STA	Store ACC	$MDR \leftarrow (ACC)$	0001
ADD	Add ACC	$ACC \leftarrow (ACC) + (MDR)$	0010
INC	Increment ACC	$ACC \leftarrow (ACC) + 1$	0110
CLR	Clear ACC	$ACC \leftarrow 0$	0111
JMP	Jump	$PC \leftarrow (MDR)$	1000

Table 2: TRISC Instructions and OP Codes

TRISC is composed of five main components: the RAM, PC, ACC, ALU, and CU. Connecting all of these components are the various input signals (Table 1) that tell each component how to behave (See appendix for each signals' function). The OP Codes enable a combination of signals in order to perform instructions on the processor (Table 2). The four busses (color coded in Figure 1) allow data to move throughout the processor, and let each component communicate with each other.

Random Access Memory (RAM)

Figure 2: TRISC RAM Interface

TRISC RAM has the ability to store 8-bit values into 16 different addresses. It has inputs from the ACC through the MDI bus in order to store values into the RAM, and various other input signals that control the read or write behavior of the RAM (C4 and C5), along with one signal (C3) that selects the memory source, the PC or MDO. TRISC RAM has the MDO bus that allows data to be sent to the PC, ACC, and/or ALU.

Program Counter (PC)

Figure 3: Program Counter Design

The program counter holds the memory address of the next TRISC instruction that is to be executed. It has a four-bit input and four-bit output, which specify addresses in memory. INC, Load, and Clear are controlled by the various signals, detailed in Table 1.

Accumulator (ACC)

Figure 4: Accumulator Design

The accumulator holds results from operations performed by the ALU in order to either be used in another operation or to be written into the RAM. There are two inputs, one from the MDO bus which comes from the RAM, and the second being the ALU results, sent from a buffer register. The selector, INC, load, and clear signals are detailed in Table 1.

Arithmetic Logic Unit (ALU)

Figure 5: Arithmetic Logic Unit Design

The Arithmetic Logic Unit in this TRISC design can only perform ADD operations. It has two inputs, A and B. A comes from the MDI bus, and B from the MDO bus. The R output sends the result of the ALU's operation to the buffer register, in order to be sent to the ACC. OVR and Cout are the overflow and carry out bits, respectively. S1 and S0 select which operation is to be performed, and are controlled by the signals C12 and C13 respectively.

Buffer Register (BR)

Figure 6: Buffer Register TRISC Location

Although not displayed in the TRISC design overview (Figure 1), the buffer register (BR) is a simple PI/PO register that sends the result of the ALU into the ACC. Signal C14 enables this behavior.

Input Register (IR)

Figure 7: Instruction Register Design

The input register, similar to the BR, is a simple PI/PO register that sends the inputs - which are the OP codes for the various TRISC instructions - to the CU. The signals for LOAD and Clear are detailed in Table 2.

Verilog Code

The Verilog HDL code for each of the individual components (excluding the RAM as its given) in the TRISC processor is detailed in this section, in the same order as the last section. But first will be the code for the highest level of the TRISC processor, which instantiates all of the components.

```
TRISC2.v + (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2) - VIM
  //Rolando Rosales 1001850424 - TRISC2
 3 module TRISC2(
      input SysClock, StartStop, Mode, ClockIn, ClearAddGen, RW, //Mode = SW9, ClockIn = K
 4
   ey2, ClearAddGen = Key3, RW = Key5
5
      input [7:0] DataIn, // DataIn = \{SW7, SW6, SW5, SW4, SW3, SW2, SW1, SW0\}output [14:0] Cled,
6\phantom{.}\overline{7}output [6:0] hex5out, hex4out, hex3out, hex2out, hex1out, hex0out);
8
      wire [3:0] ADDRbus, RAMadd, IRout, ALUout, BRout, AddIn, AddGen, hex5in, hex4in, hex
 9
   3in, hex2in, hex1in, hex0in;
10
      wire RAMin, RAMwrite, toggle;
      wire [7:0] RAMdata, MDI, MDO;
11
      wire C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14, OVR, Cout;
12
13
      assign RAMadd = C3 == 0 ? MDO[3:0] : ADDRbus;
14assign AddIn = Mode == 1'b0 ? RAMadd : AddGen;
15
      assign RAMin = Mode == 1'b0 ? SysClock*C4 : ClockIn;
16
17assign RAMdata = Mode == 1'b0 ? MDI : DataIn;
18
      assign RAMwrite = Mode == 1'b0 ? C5 : ~RW;
```
Figure 8: TRISC Top-Level Verilog Code, Part 1

```
= C5, Cled[7] = C7;
21assign Cled[8] = C8, Cled[9] = C9, Cled[10] = C10, Cled[11] = C11, Cled[12] = C12, C
   led[13] = C13, Cled[14] = C14;
      assign hex5in = ADDRbus, hex4in = AddIn, hex3in = MDO[7:4], hex2in = MDO[3:0], hex1i
22n = \text{RAMdata}[7:4], hex0in = \text{RAMdata}[3:0];
23
      OnOffToggle DivideX2
2425
      €
          .OnOff(ClockIn), // input OnOff_si
26
          IN(1'b1), // input IN\_sig27
28
          .OUT(toggle) // output OUT sig
29
      ):30
      BinUp AddressGen
31
      \epsilon32
          .inc(toggle), // input inc_sig
          .clear(ClearAddGen), // input clear_sig
33
34
          load(1'b1), // input load_sig
          .D(4'b0), // input [N-1:0] D_sig
35
          .Q(AddGen) // output [N-1:0] Q sig36
37
      ):Lab11RAM RAM
38
39
      \left(.address ( AddIn ),
40
         .clock ( ~RAMin ),
41
42
          .data ( RAMdata ),
          .wren ( RAMwrite ).
43
          .q ( MDO )
44
45
      ):46
      BinUp PC
47
      <sup>(</sup>
48
          inc(\sim C2), // input inc_sig
49
          .clear(\simCO), // input clear_sig
          .load(~C1), // input load_sig<br>.D(MDO[3:0]), // input [N-1:0] D_sig
50
51
          .Q(ADDRbus) // output [N-1:0] Q_sig
52
53
      ):54
      piporeg IR
55
      <sup>(</sup>
56
          .x(MDO[7:4]), // input [N-1:0] x sig
57
          .CLK(\simC7), // input CLK sig
58
          .CLR(StartStop), // input CLR sig
59
          .V(IRout) // output [N-1:0] y sig
      \mathcal{E}:
60
      accumulator ACC
61
62
      €
63
          .A(MDO[3:0]), // input [3:0] A_sig
64
          .B(BRout), // input [3:0] B_sig
          .INC(~C9), // input INC_sig
65
          .LDR(~C11), // input LDR_sig<br>.CLR(~C8), // input CLR_sig
66
67
68
          AB(C10), // input AB\_sig69
          . Z(MDI[3:0]) // output [3:0] Z sig
                                                                               64, 34 - 3825%
```
Figure 9: TRISC Top-Level Verilog Code, Part 2

20

```
TRISC2.v + (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2) - VIM
                                                                                     \mathcal{L} . \mathcal{O}69
          Z(MDI[3:0])// output [3:0] Z sig
 70
       );
 71piporeg BR
 72\epsilon73
          .x(ALUout), // input [N-1:0] x_sig74.CLK(~C14), // input CLK_sig
 75
          .CLR(StartStop), // input CLR sig
 76
          .y(BRout) // output [N-1:0] y sig
 77
       );78
       alu ALU
 79
       \left(80
          .A(MDI[3:0]), // input [3:0] A_sig
 81
          .B(MDO[3:0]), // input [3:0] B_sig
          .S0(C12), // input S0_sig
 82
          .S1(C13), // input S1_sig
 83
          .R(ALUout), // output [3:0] R_sig<br>.OVR(OVR), // output OVR_sig
 84
 85
 86
          .Cout(Cout) // output Cout sig
 87
       \cdot88
       controlunit CU
 89
       \epsilon90
          .SysClock(~SysClock), // input SysClock_sig
91
          .StartStop(StartStop), // input StartStop_sig
          .SW(IRout), // input [3:0] SW_sig
 92
 93
          .C0(C0), // output CO\_sig.C1(C1),
 94
                      // output C1 sig
          .C2(C2),
 95
                      // output C2 sig
          .C3(C3),
 96
                      // output C3 sig
          .C4(C4),
                      // output C4 sig
 97
          .C7(C7),
                      // output C7 sig
98
          .C8(C8),
                      // output C8 sig
99
          .C9(C9),
100
                      // output C9 sig
101
          .C5(C5),
                      // output C5 sig
102
          .C10(C10), // output C10 sig
          .C11(C11), // output C11_sig
103
          .C12(C12), // output C12_sig
104
          .C13(C13), // output C13_sig
105
106
          .C14(C14), // output C14 sig
107
       );108
       sevenseghex hex0(hex0in[3], hex0in[2], hex0in[1], hex0in[0], hex0out[0], hex0out[1],
     hex0out[2], hex0out[3], hex0out[4], hex0out[5], hex0out[6]);
109
       sevenseghex hex1(hex1in[3], hex1in[2], hex1in[1], hex1in[0], hex1out[0], hex1out[1],
     hex1out[2], hex1out[3], hex1out[4], hex1out[5], hex1out[6]);
       sevenseghex hex2(hex2in[3], hex2in[2], hex2in[1], hex2in[0], hex2out[0], hex2out[1],
110
    hex2out[2], hex2out[3], hex2out[4], hex2out[5], hex2out[6]);
       sevenseghex hex3(hex3in[3], hex3in[2], hex3in[1], hex3in[0], hex3out[0], hex3out[1],
111
    hex3out[2], hex3out[3], hex3out[4], hex3out[5], hex3out[6]);
       sevenseghex hex4(hex4in[3], hex4in[2], hex4in[1], hex4in[0], hex4out[0], hex4out[1],
112
    hex4out[2], hex4out[3], hex4out[4], hex4out[5], hex4out[6]);
       sevenseghex hex5(hex5in[3], hex5in[2], hex5in[1], hex5in[0], hex5out[0], hex5out[1],
113
    hex5out[2], hex5out[3], hex5out[4], hex5out[5], hex5out[6]);
114 endmodule
  VISUAL --
                                                                 \mathbf{1}114,10
                                                                                         Bot
```
Figure 10: TRISC Top-Level Verilog Code, Part 3

Figure 11: Program Counter Verilog Code

Figure 12: Accumulator Verilog Code

Figure 13: Arithmetic Logic Unit Verilog Code

Figure 14: Buffer Register and Input Register Verilog Code

Test Results

The Verilog code from the previous section was all compiled using *Intel Quartus Prime* and tested on a *Terasic DE10-Lite* FPGA, and the test program correctly (see upcoming Test Results section), with all of the components, signals, and busses from Figure 1 being correctly realized in the Verilog code.

Controller Design Details

Functional Description and Diagram

Figure 15: Control Unit Design

The control unit is made up of two components; the controller and instruction decoder (ID). The controller is what makes up most of the control unit, as it is a finite state machine (FSM) that controls what control signals are sent throughout the processor, and in what order; effectively controlling the TRISC behavior. It takes an 11-bit value from the ID, which takes 4-bit values from the IR being the OP codes for these instructions (Table 2). These OP codes tell the controller what control signals to send to the rest of the processor in order to execute instructions. The control signals are the same ones as seen in Table 1.

State Diagram

Figure 16: Controller State Diagram

Verilog Code

The Verilog code for the entire Control Unit is detailed here; starting with the controller, decoder, and then the top-level control unit.

	controller.v (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2) - VIM
	1 //Rolando Rosales 1001850424 - TRISC Processor Controller
	3 module controller
4(
5.	input SysClock, StartStop, LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT,
6	output reg C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14
	7);
8	reg [4:0] state, nextstate;
	parameter A=5'b00000,B=5'b00001,C=5'b00010,D=5'b00011,E=5'b00100,F=5'b00101,G=5'b0011
	0, H=5'b00111, I=5'b01000, J=5'b01001, K=5'b01010, L=5'b01011,
10	M=5'b01100,N=5'b01101, 0=5'b01110,P=5'b01111,Q=5'b10000,R=5'b10001,S=5'b10010,T=5'b10
	$011, U=5$ b10100;
11	always @ (negedge SysClock, negedge StartStop)
12	if (StartStop==1'b0) state \leq A; else state \leq nextstate;
13	always @ (state, INC, CLR, JMP, LDA, STA, ADD)

Figure 17: Controller Verilog Code, Part 1

	controller.v + (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2) - VII		
13	always @ (state, INC, CLR, JMP, LDA, STA, ADD)		
14	case (state)		
15	A: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b10000000000000;$ $nextstate = B$; end //INITIALIZE		
16	B: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b00010000000000;$		
	$nextstate = C; end // FETCH$		
17	C: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00011000000000;		
18	$nextstate = D; end // FETCH$ D: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b00011000000000;$		
	$nextstate = E$; end //FETCH		
19	E: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b00110100000000;$		
	//DECODE		
20	if (INC) nextstate = F ;		
21 22	else if (CLR) nextstate = G ; else if (JMP) nextstate = H;		
23	else if (LDA) nextstate = I ;		
24	else if (STA) nextstate = M ;		
25	else if (ADD) nextstate = P ; end		
26	F: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14'b00000001000000;$ nextstate = B ; end //INC=0110		
27	G: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14'b00000010000000;$		
	nextstate = B ; end //CLR=0111		
28	H: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b01000000000000;$		
	nextstate = B ; end //JMP=1000		
29	I: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00000000000000; nextstate = J ; end //LDA=0000		
30	J: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00001000000000;		
	nextstate = K ; end //LDA		
31	K: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00001000000000;		
32	nextstate = L ; end //LDA L: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b000000000001000;		
	nextstate = B ; end //LDA		
33	M: begin ${C_0, C_1, C_2, C_3, C_4, C_7, C_8, C_9, C_5, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}} = 14'b00000000000000;$		
	$nextstate = N; end //STA (START)$		
34	N: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00001000100000; nextstate = 0 ; end //STA		
35	0: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b00001000100000;$		
	$nextstate = B$; end //STA		
36	P: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14' b00000000000000;$		
	nextstate = Q ; end //ADD		
37	Q: begin {C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14} = 14'b00001000000000; nextstate = R ; end //LDR		
38	R: begin {C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14} = 14'b00001000000000;		
	nextstate = S ; end //LDR		
39	S: begin $\{C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14\} = 14'b00000000000000;$		
40	nextstate = T ; end //ADD T: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00000000011001;		
	nextstate = B ; end //BUFF		
41	//U: begin {C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b0000000000100		
	0 ; nextstate = B; end //ACC		
42	endcase		
43 endmodule			
	-- VISUAL -- 43,9 1 Bot		

Figure 18: Controller Verilog Code, Part 2

fourto11decoder.v (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2)					
	1 //Rolando Rosales 1001850424 - 4-bit Four to Eleven Decoder				
	3 module fourto11decoder (
$4 -$	input $[3:0]$ x,				
5 ¹	output reg LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT);				
6	always $\partial(x)$				
7 ¹	case $({x})$				
$\mathbf{8}$	4'b0000: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b10000000000;				
$\overline{9}$	4'b0001: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b01000000000;				
10	4'b0010: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00100000000;				
11	4'b0011: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00010000000;				
12	4'b0100: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00001000000;				
13	4'b0110: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000100000;				
14	4'b0111: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000010000;				
15	4'b1000: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000001000;				
16	4'b1100: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000000100;				
17	4'b1001: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000000010;				
18	4'b1111: {LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT} = 11'b00000000001;				
19	endcase				
	20 endmodule				
	All 1,1				

Figure 19: Instruction Decoder Verilog Code

	controlunit.v (~/Documents/Quartus/MyCSE2441Labs/Term Project/TRISC2) - VIM
	1 //Rolando Rosales 1001850424 - TRISC Control Unit
	3 module controlunit(
	input SysClock, StartStop,
	input $[3:0]$ SW,
6 ¹	output C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14/*,
7 ⁷	output [3:0] SWled,
8	output $[1:0]$ Bled*/);
9	wire LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT;
10	fourto11decoder p0 (SW, LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT);
11	controller p1 (SysClock, StartStop, LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN,
	HLT, C0, C1, C2, C3, C4, C7, C8, C9, C5, C10, C11, C12, C13, C14);
12	//assign SWled = SW;
13	//assign Bled[0] = \sim StartStop, Bled[1] = \sim SysClock;
	14 endmodule
	14.10

Figure 20: Control Unit Verilog Code

Test Results

Summary

Table 3: Program Load

Table 4: Program Results

In order to test the TRISC realization, the RAM was loaded with the program in Table 3. This program would test the various instructions of the processor. Once loaded, the system clock should cycle repeatedly to run the processor's various instructions from the loaded program, and keep incrementing the program counter until the program ended. The results from the program should be displayed on the *DE10-Lite's* HEX display, and should match that of Table 4's.

After loading the program onto the TRISC RAM it by repeatedly cycling the system clock, the HEX display displayed the correct values for each position Table 4, nearly in the same sequence however skipping past position 8 and returning to it at the end, as was mentioned in the project addendum. The correct control signals were also displayed for each instruction on the red and green LED's on the *DE10-Lite*, matching that of the controller's FSM (Figure 16).

Photos or Video of Program Execution

The TRISC realization was demonstrated to Dr. Caroll in-person in the lab, and so neither a photo or video of the program execution was necessary.

Conclusion

Resolution of design

All of the components of the TRISC realization in this project report work as they should, as the program to test the instructions (detailed in the Test Results section) ran correctly showing that every instruction seems to execute correctly when running the program. It can be said that this TRISC realization is completely functional, and that its design presents no issues.

Lessons learned

This lab taught me a lot about how the various different combinational and sequential circuits that we have been making throughout this semester can be used to build a CPU. Although the design and functionality of the TRISC was quite simple, it was nevertheless a huge learning experience as it showed me how the different components worked both individually and together. Along with designing TRISC, I also learned a lot about how to use the Verilog HDL, and saw that it is much easier to create these designs in Verilog than a solderless breadboard or wiring up the diagrams using Quartus Prime. And with a project that spanned almost a third the semester, it reinforced how helpful it is to have all of my documents organized and ready to go for projects such as these. I would not have been able to submit this report on the early completion date had I needed to scramble together all of my files to make them work in Quartus, it was effectively drag and drop for me. I very much enjoyed this project.